

Our work focused on creating sets of interactive problems for the UIUC class ENG 283, Introduction to Parallelism Concepts, that allows students to further their understanding of parallelism. Dr. Craig Zilles developed the project as supplemental material for the class to provide practice and evaluation of learning. In addition to the problems sets we created, which are explained below, others are working on problem sets of various other parallel concepts.

Cache Coherence

In parallel programming different processors each have their own cache. This lead to the necessity of MSI Protocol (Modified, Shared, Invalid). It's a process to maintain consistent and accurate data in memory.

Processor Actions

100.0% Complete

Processor 1 loads B

Which of the following actions should the processor perform if the action following the above state is:
a) GETS b) GETX c) UPGRADE d) no coherence action

Answer: a
Try Another? Score: 100%

This problem evaluates users understanding of one processors request to memory based on the all the processors data states.

Processor Response

100.0% Complete

Processor 3 does a GETX for A

Which of the following actions do Processor 1 and Processor 2 take?
Assume that variables A, B, C all exist in different cache blocks that can fit in the cache simultaneously

Processor 1 does. Processor 2 does.

Try Another? Score: 0%

This problem tests users understanding of the interactions of processors when one of the processors make a request on the bus.

Data Dependencies

There are 3 types of data dependencies, anti, output, and true. These dependencies are problematic because they prevent code from being parallelizable. They also contribute to problems of cache coherency.

100.0% Complete

true dependence


```

z = 79 + y
z = y - 19
x = 11 + 78
y = z - x
x = 56 / z
z = y / 7
x = z - y
    
```

Try Another? Score: 65%


Anti-dependency

An anti-dependency occurs when data is being read then that data is then being written to in a later instruction




Output dependency

An output dependency occurs when data is being written to then that data is again written to in a later instruction



True dependency

A true dependency (flow dependency) happens when data is being written to then that data is then being read in a later instruction before it is written to again.



Future

Future work on this project could entail developing an interactive problem dealing with data dependencies within MIPS assembly instruction. We are also looking into creating an interactive animation that will aid in visualization of MSI protocol. We will also continue to refine existing problem sets.